隨著物聯網(Internet of Things , IoT) 技術的快速發展，越來越多的應用對高解析度和低功率消耗的類比數位轉換器提出了更高的需求，都需要在節能的情況下提供穩定且精確的數據轉換。因此先進的類比數位轉換器技術在支持這些應用中扮演著關鍵角色，特別是具備超過250kHz頻寬的類比數位轉換器，可以適應多數物聯網設備的數據傳輸需求，實現高效的數據處理。使用雜訊移頻逐次逼近暫存器 (NS-SAR) 相對傳統快閃式(Flash)暫存器可大幅減少功率消耗，以實現低功率消耗高解析度類比數位轉換器為本論文目標。
提出了一個使用二階積分器前饋 (Cascaded Integrators with Distributed Feedforward, CIFF)雜訊移頻逐次逼近暫存器 (NS-SAR) 類比數位轉換器，結合了誤差回授(Error-Feedback)結構技術。設計中使用了一階主動電路，透過操作轉導放大器搭配一階被動電路，由單位增益緩衝器輔助，以開關切換模式實現了鋒利的雜訊轉移函數。透過電容之間的電荷累積，並將九位元量化器產生的量化誤差進行回授，結合主動電路的高解析度與穩定性以及被動電路的低功率消耗特性。晶片採用台積電0.18um標準CMOS製成，在10 MHz取樣頻率下，於250kHz的頻寬內實現了78.13 dB的訊號雜訊失真比，功率消耗為232uW，工作電壓為1.5V。在250kHz和625kHz頻寬下，FoMs皆超過165 dB。在625kHz頻寬下的FoMw為48.5 [fJ/step]。

With the rapid development of Internet of Things (IoT) technology, an increasing number of applications demand high-resolution and low-power ADCs that can provide stable and accurate data conversion under energy-saving conditions. Particularly, ADCs with bandwidths exceeding 250kHz can meet the data transmission requirements of most IoT devices, enabling efficient data processing. Using NS-SAR technology can significantly reduce power consumption compared to traditional Flash ADCs. This paper aims to achieve a low-power, high-resolution ADC.
A second-order CIFF NS-SAR ADC with an EF structure technique is proposed. The design incorporates a first-order active circuit using an Operational Transconductance Amplifier alongside a first-order passive circuit, assisted by a Unity-Gain Buffer in a switched-mode configuration. By accumulating charge between capacitors and feeding back the quantization error generated by a 9-bit quantizer, the design combines the high resolution and stability of the active circuit with the low power consumption of the passive circuit. The chip is fabricated using TSMC 0.18μm standard CMOS technology. At a 10 MHz sampling frequency, it achieves an SNDR of 78.13 dB over a 250kHz bandwidth with a power consumption of 232μW at a supply voltage of 1.5V. The FoMs exceed 165 dB at both 250kHz and 625kHz bandwidths, and the FoMw reaches 48.5 fJ/step at 625kHz.

D. A. Johns, K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc., 1997.
R. Jacob Baker, CMOS: Mixed-Signal Circuit Design, Second Edition, Wiley,IEEE Press, 2008.
R. Schreier and G. C. Temes, Understanding Delta–Sigma Data Converters, New York: Wiley, 2004.
D. A. Johns, K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, Inc., 1997.
S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1996.
C. Liu, S. Chang, G. Huang and Y. Lin, “A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010.
T. Tille, J. Sauerbrey, and D. Schmitt-Landsiedel, “A Low-Voltage MOSFET-Only ΣΔ Modulator for Speech Band Applications Using Depletion-Mode MOS-Capacitors in Combined Series and Parallel Compensation,” in Proc. IEEE Intel. Symp. Circuits Syst., May 2001, pp. 376-379.
B. Razavi, “The bootstrapped switch [a circuit for all seasons],” IEEE Solid State Circuits Mag., vol. 7, no. 3, pp. 12–15, Summer 2015.
G. Xing, S. H. Lewis and T. R. Viswanathan, "Self-Biased Unity-Gain Buffers With Low Gain Error," in IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 1, pp. 36-40, Jan. 2009
M. Jian, J. Zheng, X. Kong, B. Sun and C. Guo, "A 73-dB-SNDR 2nd-Order NoiseShaping SAR With a Low-Noise Time-Domain Comparator," in IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 71, no. 8, pp. 3645-3649, Aug. 2024
B. Razavi, “TSPC Logic [A Circuit for All Seasons],” IEEE Solid-State Circuits Magazine, vol. 8, no. 4, pp. 10-13, Fall 2016.
Z. Chen, M. Miyahara, and A. Matsuzawa, “A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC,” in Proc. IEEE Symp. VLSI Circuits, 2015, pp. C64-C65.
Y. -H. Hwang, Y. Song, J. -E. Park and D. -K. Jeong, "A 0.6-to-1V 10k-to-100kHz BW 11.7b-ENOB Noise-Shaping SAR ADC for IoT sensor applications in 28-nm CMOS," 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), Tainan, Taiwan, 2018, pp. 247-248
X. Tang et al., "A 13.5-ENOB, 107-μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier," in IEEE J. Solid-State Circuits, vol. 55, no. 12, pp. 3248-3259, Dec. 2020
P. Yi, Y. Liang, S. Liu, N. Xu, L. Fang and Y. Hao, "A 625kHz-BW, 79.3dB-SNDR Second-Order Noise-Shaping SAR ADC Using High-Efficiency Error-Feedback Structure," in IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 69, no. 3, pp. 859-863, March 2022
Q. Zhang et al., "A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration," in IEEE J. Solid-State Circuits, vol. 57, no. 7, pp. 2181-2195, July 2022
H. Ghaedrahmati, J. Zhou and R. B. Staszewski, "A 38.6-fJ/Conv.-Step Inverter-Based Continuous-Time Bandpass ΔΣ ADC in 28 nm Using Asynchronous SAR Quantizer," in IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 9, pp. 3113-3117, Sept. 2021
J. S. Yoon, J. Hong, H. Chae and J. Kim, "A 74-dB Dynamic-Range 625-kHz Bandwidth Second-Order Noise-Shaping SAR ADC Utilizing a Temperature-Compensated Dynamic Amplifier and a Digital Mismatch Calibration," in IEEE Access, vol. 9, pp. 39597-39607, 2021
Y. Wang et al., "A Hybrid Continuous-Time Incremental and SAR Two-Step ADC With 90.5-dB DR Over 1-MHz BW," in IEEE Solid-State Circuits Letters, vol. 5, pp. 122-125, 2022
Y. Liang et al., "A Reconfigurable 12-to-18-Bit Dynamic Zoom ADC With PoleOptimized Technique," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 5, pp. 1940-1948, May 2023
T. -H. Wang, R. Wu, V. Gupta, X. Tang and S. Li, "A 13.8-ENOB Fully Dynamic ThirdOrder Noise-Shaping SAR ADC in a Single-Amplifier EF-CIFF Structure With HardwareReusing kT/C Noise Cancellation," in IEEE J. Solid-State Circuits, vol. 56, no. 12, pp. 3668-3680, Dec. 2021
G. M. Salgado, D. O'Hare and I. O'Connell, "Modeling and Analysis of Error Feedback Noise-Shaping SAR ADCs," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 2020, pp. 1-5
H. Zhang et al., "A 2.5-MHz BW, 75-dB SNDR Noise-Shaping SAR ADC With a 1stOrder Hybrid EF-CIFF Structure Assisted by Unity-Gain Buffer," in IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 30, no. 12, pp. 1928-1932, Dec. 2022
T. Katayama, S. Miyashita, K. Sobue and K. Hamashita, "A 1.25 MS/s Two-Step Incremental ADC With 100-dB DR and 110-dB SFDR," in IEEE Solid-State Circuits Letters, vol. 1, no. 11, pp. 207-210, Nov. 2018
C. Liu, S. Chang, G. Huang and Y. Lin, “A 10-bit 50-MS/s SAR AD C With a Monotonic Capacitor Switching Procedure, “IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010