本論文運用高等加密演算法(Advanced Encryption Standard)實現於可程式化閘陣列(FPGA)之嵌入式系統實現與應用。

本研究主要分為軟體與硬體的實現與驗證，我們使用MATLAB來實現AES-128，硬體部分是應用8位元的架構來實現AES-128，並且與8-bit PicoBlaze微處理器做整合，配合UART傳輸協定，透過RS-232轉藍芽之無線通訊模組連接電腦端與FPGA實驗板，再以PicoBlaze微處理器控制AES的加密運算，最後由電腦端的超級終端機上呈現加密結果。並且我們將此AES加解密演算法，應用於圖像的加密，透過不同的加密模式，ECB mode、CBC mode、CFB mode、OFB mode，並且分析比較在不同的加密模式之下，其中的優缺點。

在開發工具上的使用，主要是使用MATLAB7.4.0與Xilinx公司所提供的軟體ISE9.2與ISE10.1版，並且利用spartan-3an晶片中的PicoBlaze微處理器來達成嵌入式加解密系統。

This paper is about a procedure apply Advanced Encryption Standard on FPGA of embedded system.
This paper will divide into two parts, the achievement and verification of the software and of the hardware. We use MATLAB to perform AES-128, using an 8-bit AES construction to perform AES-128 on the hardware, and integrate with 8-bit PicoBlaze microcontroller. By using the UART transfer protocol and the RS-232 to Bluetooth wireless to connect the computer system to the FPGA board. And then PicoBlaze will be used to control the AES encryption processing and display the encryption result through the hyper-terminal on the computer system. Furthermore, we apply this AES encryption processing on images. By some differents modes of encryption including ECB mode, CBC mode, CFB mode, OFB mode. We will analyze and compare the advantages and disadvantages of different modes when used in image encryption.
The tools that we operated in this research are MATLAB7.4.0 and Xilinx ISE9.2i andISE10.1 software, and also the PicoBlaze microprocessor that is embedded in the Spartan-3an will be used for encryption.

[1] National Bureau of Standards, “Data Encryption Standard. Federal Information ProcessingStandards ProcessingStandards Publication， FIPS PUB 46, January 1977.
[2] NIST. Institute of Standards and Technology, “Specification for the Data encryption Standard(DES),” FIPS PUB46-3, October 1999.
[3] NIST. Announcing the advanced encryptionstandard(AES), FIPS 197, November 2001.
[4] W. Stalling, Cryptography and Network SecurityPrinciples and Practices 4th Edition, Pearson Education, Inc., Upper Saddle River, New Jersey, 2006, pp 119-125.
[5] P. Chodowiec and K. Gaj, “Very Compact FPGA Implementation of the AES Algorithm,” CHES 2003, Vol. 2779, September 2003.
[6] Kuo-Huang Chang, Yi-Cheng Chen, Chung-Cheng Hsieh, Chi-Wu Huang, Chi-Jeng Chang, “Embedded a Low Area 32-bit AES for Image Encryption/Decryption Application” IEEE ISCAS.2009, p 1922-1925, May 2009.
[7] X.Zhang and K.K.Pari, “High Speed VLSI Architectures for the AES Algorithm,”IEEE Trans. VLSI Systems, vol. 12, no. 9, September 2004.
[8] Rafael C. Gonzalez and Richard E. Woods,“Digital Image Processing, 2/E”,Prentice Hall,2001.
[9] Chi-Wu Huang, Shih-Hao Liu, Ying-Hao TU, Chi-Jeng Chang,“Understanding AES and the Operation Modes in Image Encryption”,ETCS2011,March 2011.
[10] Ken Chapman XilinxLtd,“PicoBlaze KCPSM”
[11] Ken Chapman XilinxLtd,“UART Transmitter and Receiver Macros”
[12] Chi-Jeng Chang, Chi-Wu Huang, “8-bit AES Implementation in FPGA by Multiplexing 32-bit AES Operation,” in the Data, Privacy, and E-Commerce, 2007., Chengdu, Nov. 2007 ,pp.505-507.
[13] Chi-Jeng Chang, Chi-Wu Huang, “8-bit AES FPGA Implementation using Block RAM,” Industrial Electronics Society, 2007. IECON 2007., Taipei, Nov. 2007, pp.2654-2659.
[14] T. Good and M. Benaissa, “Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment),” in the Institution of Engineering and Technology, vol. 1, no. 1, pp. 1–10, April 2007.
[15] Wail S. Elkilani, Hatem M. Abdul-Kader “Performance of Encryption Techniques for Real Time”
[16] Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, and Hung-Yun Tai, “The FPGA Implementation of 128-bits AES Algorithm Based on Four 32-bits Parallel Operation,” ISDPE 2007, Chengdu, Nov. 2007, pp.462–464.
[17] Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing, 2/E,” Prentice Hall, 2001.
[18] Ricardo Chaves, Georgi Kuzmanov, Stamatis Vassiliadis, and Leonel Sousa, “Reconfigurable Memory Based AES Co-Processor,” International Parallel and Distributed Processing Symposium, April 2006.
[19] Akashi Satoh, Sumio Morioka, Kohji Takano,Seiji Munetoh, “A Compact Rijndael Hardware Architecture with S-Box Optimization,” Advances in Cryptology — ASIACRYPT 2001 7th International Conference on the Theory and Application of Cryptology and Information Security Gold Coast, Australia, December 9–13, 2001 Proceedings, January 2001.
[20] 梁偉宗，“無線鍵盤傳輸加密之設計與實現”，國立中央大學，碩士，2007年7月。
[21] 嚴健倫，“聲音加密以8位元移位暫存器之AES實現及分析”，國立臺灣師範大學，碩士，2010年6月。