研究生: |
陳泓佑 Hong-You Chen |
---|---|
論文名稱: |
AES之遠端嵌入式系統平台 AES Remote Embedded System Platform |
指導教授: |
黃奇武
Huang, Chi-Wu 張吉正 Chang, Chi-Jeng |
學位類別: |
碩士 Master |
系所名稱: |
電機工程學系 Department of Electrical Engineering |
論文出版年: | 2012 |
畢業學年度: | 100 |
語文別: | 中文 |
論文頁數: | 57 |
中文關鍵詞: | AES 、e-Learning 、FPGA 、MicroBlaze 、遠端 |
英文關鍵詞: | AES, e-Learning, FPGA, MicroBlaze, remote |
論文種類: | 學術論文 |
相關次數: | 點閱:190 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
當今科技傳播進步,高級加密標準(Advanced Encryption Standard)已經被廣泛應用於各方面軟硬體通訊設備。
本實驗室使用AES演算法為基礎,透過物件導向程式語言,開發出一套AES應用軟體的平台。本研究將平台增加與修改,製作出對AES之初學者能快速學習的e-learning平台。硬體方面,在EDK環境下使用MicroBlaze處理器,將AES的32位元硬體架構與軟體架構同時放置於FPGA中,讓嵌入式系統可執行AES的軟硬體功能。
此系統除了有AES基本架構外,還包含了在文字、各模式圖片、FPGA、遠端控制等各類應用。本研究最後整合軟硬體,開發提供使用者學習AES的平台,對研究AES來說,是一套很有用的工具。
Advances in technology, the Advanced Encryption Standard (Advanced Encryption Standard) has been widely used in all aspects of hardware and software communications equipment.
In our laboratory using the AES algorithm, based on the C # programming language to develop a set of AES application software platform, In this study, the platform to increase and modify, create AES of the beginners can quickly learn the e-learning platform. MicroBlaze processor in the EDK environment,AES 32-bit hardware architecture and software architecture placed in the FPGA at the same time, let embedded system executable AES of Hardware and software features.
AES basic architecture, this system also includes in the text, the pictures of each mode, FPGAs, remote control and other types of applications. Finally, integration of hardware and software, developed to provide users with the AES-learning platform for research AES is a useful tool.
[1] NIST. Announcing the advanced encryption standard (AES), FIPS 197. Technical report, National Institute of Standards and Technology, November 2001.
[2] Kuo-Huang Chang, “A 32-bit Low Area Embedded AES FPGA Design for Image Application,” Institute of Applied Electronics Technology National Taiwan Normal University, July 2009
[3] 劉紹漢,《SOC系統晶片設計-使用Xilinx EDK》,全華圖書股份有限公司,民國97年8月。
[4] 涂英豪,“基於FPGA嵌入式Linux系統於32-bit AES 應用之研究與實現”,國立臺灣師範大學,碩士,2011年6月。
[5] 黃嘉輝,《Visual C# 2008網路程式設計之道》,碁峰資訊股份有限公司,民國97年11月。
[6] 陳年興,“數位學習---理論與實務”,台北縣,碩博文化,2006。
[7] Chi-Wu Huang, Shih-Hao Liu, Ying-Hao Tu, Chi-Jeng Chang, "Understanding AES and the Operation Modes in Image Encryption," etcs, 2011 Third International Workshop on Education Technology and Computer Science, pp.51-54, May 2011.
[8] Chi-Wu Huang, Ying-Hao Tu, Hsing-Chang Yeh, Shih-Hao Liu, Chi-Jeng Chang, "Image observation on the modified ECB operations in Advanced Encryption Standard,"Information Society (i-Society), 2011 International Conference on, June 2011, London, UK, pp. 264 – 269.
[9] Chi-Wu Huang, “Image Observation on the Modified ECB Operations in Advanced Encryption Standard,” Information Society (i-Society), 2011 International Conference on, June 2011.
[10] Chi-Wu Huang, Hong-You Chen, Hsing-Chang Yeh, Chi-Jeng Chang , "Block RAM Based Design of 8-bit AES Operation Modes," , IWIEE, China Harbin,January 2012, pp. 2848-2852 .
[11] X.Zhang and K.K.Pari, “High Speed VLSI Architectures for the AES Algorithm,”IEEE Trans. VLSI Systems, vol. 12, no. 9, September 2004.
[12] Chi-Wu Huang, Shih-Hao Liu, Ying-Hao TU, Chi-Jeng Chang,“Understanding AES and the Operation Modes in Image Encryption”,ETCS2011,March 2011.
[13] Chi-Jeng Chang, Chi-Wu Huang, “8-bit AES Implementation in FPGA by Multiplexing 32-bit AES Operation,” in the Data, Privacy, and E-Commerce, 2007., Chengdu, Nov. 2007 ,pp.505-507.
[14] Chi-Jeng Chang, Chi-Wu Huang, “8-bit AES FPGA Implementation using Block RAM,” Industrial Electronics Society, 2007. IECON 2007., Taipei, Nov. 2007, pp.2654-2659.
[15] Chi-Wu Huang, Chi-Jeng Chang, Mao-Yuan Lin, and Hung-Yun Tai, “The FPGA Implementation of 128-bits AES Algorithm Based on Four 32-bits Parallel Operation,” ISDPE 2007, Chengdu, Nov. 2007, pp.462–464.
[16] 洪國勝,《Visual C# 2008》,旗標出版股份有限公司,民國98年9月。
[17] 劉適豪,“嵌入式 8-bit AES 系統之無線傳輸應用與影像加密分析”,國立臺灣師範大學,碩士,2011 年 6 月。