對於各類通訊系統而言，隨著操作頻率越來越高，鎖相迴路也在其扮演著越來越重要的角色，而為了適應不同通訊系統規格的應用，鎖相迴路所要求的電路規格也有所不同，但還是會以低功耗與低相位雜訊為主要目標，只是這些目標還有許多問題需要克服，因此如何在各種電路特性上做取捨是最重要的議題。
在第四章實現了應用於5 GHz的鎖相迴路，其使用變壓器回授的壓控振盪器與高速的TSPC除頻器，讓鎖相迴路能達成低功耗與降低相位雜訊的目標。此外我們在振盪器中增置一組變容器來提高電路的調變範圍，而量測的相位雜訊在正常偏壓下，載波偏移100 kHz處為-88.15 dBc/Hz；在載波偏移10 MHz處為-117.89 dBc/Hz，整體功率消耗為26.5 mW，若在低偏壓下，載波偏移100 kHz處為-90.88 dBc/Hz；在載波偏移10 MHz處為-115.8 dBc/Hz，整體功率消耗為12.12 mW，操作範圍為4.33~5.1 GHz。
第五章實現了應用於X頻段的頻率合成器，其使用交叉耦合對的LC振盪器架構、電流模式邏輯除頻器與多模除頻器，來達成降低相位雜訊的目標。並且我們在LC振盪器中增置一組電容來提高共振腔中的品質因素，以提高電路相位雜訊的表現，此外在預除電路的部分的，我們將電流模式邏輯除頻器的尾電流源部分刪除以增加其操作速度。量測的相位雜訊在正常偏壓下，載波偏移100 kHz處為-67.28 dBc/Hz；載波偏移10 MHz處為-119.3 dBc/Hz，整體功率消耗30.26 mW，若在低偏壓下，載波偏移100 kHz處為-67.28 dBc/Hz；載波偏移10 MHz處為-119.3 dBc/Hz，整體功率消耗17.01 mW，操作範圍為10.43~10.77 GHz。

When the operating frequency becomes higher, high-speed frequency phase-locked loop plays more and more important roles in any type of communication systems. To satisfy various communication system standards, the circuit specifications are also dissimilar. In addition, the low power consumption and low phase noise are still the main goals. To overcome above issue, a good tradeoff between circuit architectures and performances has to be made.
In chapter four, a 5 GHz phase-locked loop has been designed and implemented. Utilizing the transformer feed-back VCO (voltage-controlled oscillator, VCO) and high-speed TSPC (true single phase clock, TSPC) divider, the PLL achieves low power consumption and low phase noise. To improve the circuit tuning range, we add a supernumerary varactor in VCO structure. When output frequency in 5 GHz, the measured phase noise are -88.15 dBc/Hz and -117.89 dBc/Hz at 100 kHz and 10 MHz frequency offsets, respectively. Total power consumption is 26.5 mW. The measured phase noise for low power consumption mode are -90.88 dBc/Hz and -115.8 dBc/Hz at 100 kHz and 10 MHz frequency offsets, respectively. Total power consumption is 12.12 mW. The operating frequency range is from 4.33 to 5.1 GHz.
In chapter five, a X-band frequency synthesizer has been developed. The cross-coupled pair LC VCO, current mode logic divider, and multi-modulus divider is adopted in the synthesizer design. In addition, to improve the circuit phase noise performance, a supernumerary capacitance is added to raise the quality factor of LC tank of the VCO. To promote the operating speed of the prescaler, we remove tail-current from CML (current-mode logic, CML) divider. When output frequency at 10.6 GHz, the measured phase noise are -67.28 dBc/Hz, –82.07 dBc/Hz and -119.36 dBc/Hz at 100 kHz, 1 MHz and 10 MHz frequency offsets, respectively. Total power consumption is 30.26 mW. The measured phase noise for low power consumption mode are -70.83 dBc/Hz and -121.71 dBc/Hz at 100 kHz and 10 MHz frequency offsets, respectively. Total power consumption is 17.01 mW. The circuit operating frequency range is from 10.43 to 10.77 GHz.

[1] Ping-Yuan Deng, and Jean-Fu Kiang, “A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors,” IEEE Transactions on Circuits and Systems-I, vol. 56, no. 2, Feb. 2009.
[2] Jeng-Han Tsai, Shao-Wei Huang, and Jian-Ping Chou, “A 5.5 GHz Low-Power PLL using 0.18-μm CMOS technology”, IEEE Radio and Wireless (RWS) Symposium, Jan. 2014, pp. 205-207.
[3] Wei-Hao Chiu, Tai-Shun Chan, and Tsung-Hsien Lin, “A 5.5-GHz 16-mW fast-locking frequency synthesizer in 0.18-μm CMOS,” in Proc. IEEE A-SSCC, Nov. 2007, pp. 456-459.
[4] Wei-Hao Chiu, Yu-Hsiang Huang, and Tsung-Hsien Lin, “A 5GHz phase-locked loop using dynamic phase-error compensation technique for fast settling in 0.18-µm CMOS” IEEE VLSI Circuits Symposium, pp. 128-129, Jun.2009.
[5] Chih-Ming Hung, and Kenneth K. O, “A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop,” IEEE J. of Solid-State Circuits, vol. 37, no. 4, pp. 521-525, Apr. 2002.
[6] S. Pllerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider,” IEEE J. of Solid-State Circuits, vol. 39, no. 2, pp. 378-383F, Feb. 2004.
[7] Sho Ikeda, Tatsuya Kamimura, Sangyeop Lee, Hiroyuki Ito, Noboru Ishihara, and Kazuya Masu, “A sub-1mW 5.5-GHz PLL with digitally-calibrated ILFD and linearized varactor for low supply voltage operation,” IEEE Radio Frequency Integrated Circuits (RFIC) Symp., June 2014.
[8] Maxim, A, Gheorghe, M, and Turinici, C, “A SiGe BiCMOS 9.75/10.6GHz Frequency Synthesizer for DBS Satellite LNB Down-Converters Using Half-Rate Oscillators” Bipolar/BiCMOS Circuits and Technology Meeting, Maastricht, Oct. 2006, pp. 1-4.
[9] E. Suijker, L. de Boer, G. Visser, “Integrated X-band FMCW front-end in SiGe BiCMOS,” European Microwave Conference, Paris, Sept. 2010, pp. 1082-1085.
[10] N. Pavlovic, J. Gosselin, K. Mistry, “A 10 GHz frequency synthesiser for 802.11a in 0.18 μm CMOS,” Proceeding of the 30th European Solid-State Circuits Conference, Sept. 2004, pp. 367-370
[11] Sin-Jhih Li, Hsieh-Hung Hsieh, and Liang-Hung Lu, ” A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 μm CMOS,” IEEE Microwave and Wireless Components Letters, vol. 19, pp.659-661, Oct. 2009.
[12] Tsung-Hsien Lin and Yu-Jen Lai, “An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL,” IEEE Journal of Solid-State Circuits, vol.42, no.2, pp. 340-349, Feb. 2007.
[13] 施宏達,“應用於X頻段之鎖相迴路與頻率合成器之實現與設計,”國立台灣師範大學應用電子科技學系研究所碩士論文, 民國一百零一年。
[14] Ja-Yol Lee, Kwidong Kim, Seung-Chul Lee, Jong-Kee Kwon, Kim, Jongdae, and Sang-Heung Lee, “A 9.1-to-11.5-GHz Four-Band PLL for X-Band Satellite & Optical Communication Applications,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Honolulu, June 2007, pp. 233-236.
[15] Hong-Yeh Chang, Yen-Liang Yeh, Yu-Cheng Liu, Meng-Han Li, and Chen, K.,” A Low-Jitter Low-Phase-Noise 10-GHz Sub-Harmonically Injection-Locked PLL With Self-Aligned DLL in 65-nm CMOS Technology,” IEEE Transactions on Microwave Theory and Techniques, vol.62, pp.543-555, Mar.2014.
[16] 張簡協修, “運用0.18µm CMOS製程研製2.4 GHz可調式雙模態主動濾波器及全積體化頻率合成器,” 國立交通大學電信工程研究所碩士論文, 民國一百零一年。
[17] 葉詩涵,“應用於MB-OFDM UWB 頻率合成器之鎖相迴路設計,” 國立成功大學電機工程學系碩士論文, 民國九十九年。
[18] 劉深淵, 鎖相迴路, 滄海書局, 2006.
[19] William O. Keese, “An analysis and performance evaluation of a passive filter design techniques for charge pump PLL’s,” National Semiconductor application note 1001, July 2001.
[20] 黃瀞萱, “0.5-V 1.25-GHz 鎖相迴路之設計與實現,” 國立中央大學電機工程研究所碩士論文, 民國九十七年。
[21] Behzad Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuit: theory and design, New York: IEEE press, 1996.
[22] Mozhgan Mansuri, Dean Liu, and Chih-Kong Ken Yang, “Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops,” IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1331-1334, Oct. 2002.
[23] Geoger Wegmann, Eric A. Vittoz, and Fouad Rahali, “Charge injection in analog MOS switches,” IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 1091-1097, Dec. 1987.
[24] Behzad Razavi, Design of Analog Integrated Circuits, McGraw-Hill Companies, 1st, Boston: McGraw-Hill, 2001.
[25] Bing J. Sheu and Chenming Hu, “Switch-induced error voltage on a switched capacitor,” IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 519-525, Aug. 1984.
[26] Mark Van Paemel, “Analysis of a charge-pump PLL: A new model,” IEEE Trans. Commun., vol. 42, no.7, pp. 2490-2498, July 1994.
[27] Floyd M. Gardner, “Charge-pump phase-lock loops, ” IEEE Trans. Commun., vol. 28, no. 11, pp. 1849-1858, Nov. 1980.
[28] 呂奐廷,“一個操作在三百五十赫茲具可調變相位功能之鎖相迴路,” 國立清華大學電機工程學研究所碩士論文, 民國一百零二年。
[29] Hong Li, “Granule, granular set and granular system,” IEEE Granular Computing International Conference, pp.340-345, Aug. 2009.
[30] 李俊家,“Ku/K頻段壓控振盪器與Ku頻段注入鎖定式除頻器之研製,” 國立中央大學電機工程研究所碩士論文, 民國九十九年。
[31] 周健平,“低功耗鎖相迴路與電壓控制振盪器之設計與實現,” 國立臺灣師範大學應用電子科技學系研究所碩士論文, 民國一百零二年。
[32] Rui Tao and Berroth, M, “The design of 5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier,” IEEE MTT-S International Microwave Symposium Digest, vol. l, pp. 109-112, Jun. 2003.
[33] Kuan-Chung Lu, Fu-Kang Wang, Tzyy-Sheng Horng, “Ultralow Phase Noise and Wideband CMOS VCO Using Symmetrical Body-Bias PMOS Varactors,” IEEE Microw. Wireless Compon. Lett. , vol. 23, no. 2, pp.90-92 Feb.2013.
[34] H. G. Booker, Energy in Electromagnetism, London, New York: Peter Peregrinus, 1982.
[35] C. Patrick Yue, and S. Simon Wang, “On-chip spiral inductors with patterned ground shields for Si-based RF IC’s,” IEEE J. Solid-State Circuits, vol. 33, no.5, pp. 743-752, May 1998.
[36] Alireza Zolfaghari, Andrew Chan, and Behzad Razavi, “Stacked inductors and transformers in CMOS technology,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 620-628, Apr. 2001.
[37] H. M. Greenhouse, “Design of planar rectangular microelectronic inductors,” IEEE Trans. Parts, Hybrids, Packag. , vol. 10, no.2, pp. 101-109, June 1974.
[38] Chia-Hsin Wu, “CMOS miniature 3D inductors and low noise amplifier,” M.S. thesis, National Taiwan University, June 2001.
[39] Chia-Hsin Wu, Chun-Yi Kuo, and Shen-Iuan Liu, “Selective metal parallel shunting inductor and its VCO application,” in Symp. VLSI Circuits Dig. Technical Papers, June
2003, pp. 37-40.
[40] Yu-Hsuan Lin, Jeng-Han Tsai, Yen-Hung Kuo, and Tian-Wei Huang, “An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 µm CMOS process,” IEEE proceedings of the Asia-Pacific Microwave Conference, pp.1630-1633, Dec.2011.
[41] Jan Craninckx, and Michiel S. J. Steyaert, “A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors,” IEEE J. Solid-State Circuits, vol.32, no. 5, pp. 736-744, May 1997.
[42] Theerachet Soorapanth, C. Patrick Yue, Derek K. Shaeffer, Thomas H. Lee, S. Simon Wong, “Analysis and optimization of accumulation-mode varactor for RFICs” VLSI Circuits Dig. Technical Papers, June 1998, pp. 32-33.
[43] A. R. Kral, “A 2.4GHz frequency synthesizer in 0.6-μm CMOS,” M.S. thesis, University of California Los Angeles, March 1998.
[44] 侯建安,“應用於射頻前端系統的集成元件小型化耦合器與CMOS壓控振盪器之研製,”國立成功大學微電子工程研究所博士論文, 民國九十九年。
[45] Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998.
[46] D. B. Leeson, “A simple model of feedback oscillator noise spectrum,” Proc. IEEE, vol. 54, pp. 329-330, Feb. 1966.
[47] S. Kim, K. Lee, Y. Moon, D. K. Jeong, Y. Choi and H. K. Lim, “A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 691-700, May 1997.
[48] .Marc Tiebout, “Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS,” IEEE J. of Solid-State Circuits, vol. 36, no. 7, pp. 1018-1024, July 2001.
[49] Huijung Kim, Seonghan Ryu, Yujin Chung, Jinsung Choi, and Kim, Bumman, “A low phase-noise CMOS VCO with harmonic tuned LC tank”, IEEE Trans. Microw.Theory Tech., vol. 54, no. 7, pp.2917 -2924, July 2006.
[50] Jaemo Yang, Choul-Young Kim, Dong-Wook Kim, and Songcheol Hong, “Design of a 24-GHz CMOS VCO with an asymmetric-width transformer,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 3, pp. 173-177, Mar. 2010.
[51] Jiren Yuan and Christer Svensson, “High speed CMOS circuit technique,” IEEE J. of Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
[52] Z. Brezović, V. Kudjak, “PLL phase-noise modeling by PC,” 19th International Conference, Bratislava, April 2009, pp. 195-198.
[53] J.G Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE Journal of Solid-State Circuits, vol. 31, pp.1723-1732, Nov. 1996.
[54] T. Mohsen, “Design of a PLL based frequency synthesizer for WiMAX applications,” 18th Iranian Conference on Electrical Engineering (ICEE), Isfahan, Iran, May 2010, pp. 377–381.
[55] M. Straayer, J. Cabanillas and G. M. Rebeiz "A low-noise transformer-based1.7 GHz CMOS VCO", Proc. IEEE Int. Solid-StateCircuits Conf., pp.286 -287 2002.
[56] Wu-Hsin Chen, and Byunghoo Jung, “High-Speed Low-Power True Single-Phase Clock Dual-Modulus Prescalers,” IEEE Transactions on Circuits and Systems-II, vol. 58, no3, Mar.2011
[57] 洪英真,“適用於 GHz 頻段頻率合成器之CMOS 電路技術,”國立中央大學電機工程研究所碩士論文, 民國九十年。
[58] 李金龍, “雜訊消除放大器與寬頻矩陣型分佈式放大器暨壓控振盪器之研製,” 國立中央大學電機工程研究所碩士論文, 民國九十五年。
[59] 李銘偉,“24-GHz與60-GHz CMOS 低功耗壓控振盪器及高次諧波除頻器之毫米波射頻晶片研製,”國立成功大學電腦與通信研究所碩士論文, 民國九十九年。
[60] 邱繼崑,“CMOS射頻頻率合成器電路之設計與製作,”國立臺灣大學電機工程學研究所碩士論文, 民國九十年。
[61] 吳翊銘,“互補式金氧半導體射頻時脈產生器之設計,”國立臺灣大學電機資訊學院電信工程學研究所碩士論文, 民國一百零一年。
[62] 趙家祥,”應用於X-頻段9.75/10.6 GHz頻率合成器之設計與實現”,國立台灣師範大學應用電子科技學系研究所碩士論文, 民國一百零三年。