本論文以高等加密標準(Advanced Encryption Standard, AES)演算法為基礎建立於硬體平台上，並整合軟體介面傳輸資料，應用於影像和聲音的無線加解密傳輸系統。
　　本篇論文重點為將其8-bit AES實作於嵌入式系統，提升加密速度，達成電腦之間資料加解密傳輸，系統架構主要分成三部分，首先為使用軟體做出傳輸介面，讓傳輸任何類型的資料不用另外轉換，可以簡便的傳輸聲音及影像檔，第二部分為改良硬體電路架構，修改PicoBlaze微處理器控制資料至AES的加密運算，讓微處理器傳遞資料更加簡化，減少處理加解密資料的時脈週期數，最後為改良電腦與嵌入式系統之間的傳輸方式，加入交握協定與FIFO暫存器，讓學長系統達到傳輸速度上的改善，並且分析AES演算法在資料上加密的效果，使用軟體來驗證，來了解AES是否適用於圖片加密上。
開發工具上主要是使用Microsoft Visual C#與Xilinx公司所提供的軟體 ISE10.1版，並且利用spartan-3E 1600E嵌入式平台與晶片中的PicoBlaze微處理器來達成加解密傳輸系統。

This thesis is based on the Advanced Encryption Standard (Advanced Encryption Standard, AES) algorithm based hardware platform, and integrate the software interface to transfer data, used in wireless encryption and decryption of images and sound transmission system.
This thesis focuses on its 8-bit AES real embedded systems, to enhance the encryption speed, to achieve data encryption and decryption of transmission between computers, system architecture is divided into three parts, first to use software Interface to transfer any type of data without additional conversion can easy transfer of audio and video files, the second part is to improve the hardware circuit architecture, modify the PicoBlaze microprocessor-controlled data to the AES encryption operation, the microprocessor transmit data more streamlined, reducing the number of clock cycles to process encrypted data, the last to join the handshaking and FIFO registers for transmission between the computer and embedded systems, seniors of the system to achieve improvement in transmission speed, and the analysis of the effect of AES algorithm to encrypt the data on the use the software to verify about AES are applicable to the picture encryption.
Development tools is to use a software ISE10.1 version provided by Xilinx and Microsoft Visual C#, PicoBlaze microprocessor and spartan-3E 1600E Embedded platforms and chips to achieve the transmission system of encryption and decryption.

[1] National Bureau of Standards, “Data Encryption Standard. Federal Information ProcessingStandards ProcessingStandards Publication， FIPS PUB 46, January 1977.
[2] NIST. Institute of Standards and Technology, “Specification for the Data encryption Standard(DES),” FIPS PUB46-3, October 1999.
[3] NIST. Announcing the advanced encryptionstandard(AES), FIPS 197, November 2001.
[4] 嚴健倫，“聲音加密以8位元移位暫存器之AES實現及分析”，國立臺灣師範大學，碩士，2010年6月。
[5] Akashi Satoh, Sumio Morioka, Kohji Takano,Seiji Munetoh, “A Compact Rijndael Hardware Architecture with S-Box Optimization,” Advances in Cryptology — ASIACRYPT 2001 7th International Conference on the Theory and Application of Cryptology and Information Security Gold Coast, Australia, December 9–13, 2001 Proceedings, January 2001.
[6] Chi-Jeng Chang, Chi-Wu Huang, “8-bit AES FPGA Implementation using Block RAM,” Industrial Electronics Society, 2007. IECON 2007., Taipei, Nov. 2007, pp.2654-2659.
[7] 梁偉宗，“無線鍵盤傳輸加密之設計與實現”，國立中央大學，碩士，2007年7月。
[8] Chair, Dr. Bevan Baas, Member, Dr. Rajeevan Amirtharajah , Member, Dr. Venkatesh Akella, “A DUAL-CLOCK FIFO FOR THE RELIABLE TRANSFER OF HIGH-THROUGHPUT DATA BETWEEN UNRELATED CLOCK DOMAINS”, Copyright by Ryan William Apperson 2004.
[9] Xinmiao Zhang, Keshab K. Parhi, “High-Speed VLSI Architecture for the AES Algorithm.” IEEE Transaction on VLSI System, vol 12, No. 9, September 2004.
[10] A. Hodjat, “Area-Througput Trade-Offs for Fully Piplined 30 to 70 Gbits/s AES processors,” IEEE TRANSACTION on COMPUTERS, vol. 55, no. 4, pp 366-372, April 2006.
[11] Sivakumar, C.; Velmurugan, A., High Speed VLSI Design CCMP AES Cipher for WLAN(IEEE 802.11i)2007, Signal Processing, Communications and Networking, 2007. ICSCN '07, International Conference on.
[12] Samiah, A., Aziz, A., Ikram, N., “An Efficient Software Implementation of AES-CCM for IEEE 802.11i Wireless St,” International Confronce on COMPSAC 2007, pp. 689 – 694.
[13] Schramm K.; Paar C. “IT security project: implementation of the Advanced Encryption Standard (AES) on a smart card.” Information Technology: Coding and Computing, 2004. Proceedings, ITCC 2000 International Conference on.
[14] Man, A.S.W., Zhang, E.S.; Lau, V.K.N.; Tsui, C.Y. Luong, H.C., “Low Power VLSI Design for a RFID Passive Tag Baseband System Enhanced with an AES Cryptography Engine.” RFID Eurasia, 2007 1st Annual.
[15] Morris Dworkin, “Recommendation for Block Cipher Modes of Operation” NIST Special Publication 800-38A 2001 Edition.
[16] Kuo-Huang Chang, Yi-Cheng Chen, Chung-Cheng Hsieh, Chi-Wu Huang, Chi-Jeng Chang, “Embedded a Low Area 32-bit AES for Image Encryption/Decryption Application” IEEE ISCAS 2009, pp 1922 – 1925, May 2009.
[17] Rafael C. Gonzalez and Richard E. Woods 繆紹綱，《數位影像處理 運用MATLAB》，普林斯頓國際有限公司，2004。
[18] Rafael C. Gonzalez and Richard E. Woods 繆紹綱，《數位影像處理 2/E》，普林斯頓國際有限公司，2001。
[19] Ken Chapman XilinxLtd,“PicoBlaze KCPSM”
[20] Ken Chapman XilinxLtd,“UART Transmitter and Receiver Macros”
[21] 劉適豪，“嵌入式8-bit AES系統之無線傳輸應用與影像加密分析”，國立臺灣師範大學，碩士，2011年7月。
[22] A. Rudra, P. K. Dubey, C. S. Julta, V. Kumar, J. R. Rao, and P. Rohatgi. Efficient Rijndael encryption implementation with composite field arithmetic.In Proceedings of the CHES 2001, LNCS, vol. 2162, pp. 171–184. Springer,2001
[23] William Stallings 賴榮樞，《密碼學與網路安全》，開發圖書有限公司，臺北市，2006。
[24] 涂英豪，“基於FPGA嵌入式Linux系統於32-bit AES應用之研究與實現”，國立臺灣師範大學，碩士，2011年7月。
[25] 戴宏運，“8位元進階加密器FPGA設計”，國立臺灣師範大學，碩士，2008年7月