隨著影像感應晶片的製成技術進步，未來電子、資訊產品也將漸漸把
影像服務視為基本配備，例如：數位相機、視訊會議、玩具…等等。目前
影像感應晶片的製程方式分為CCD 與CMOS 兩類，由於CMOS 影像感
測晶片限於材料特性限制，影像品質一直略遜於CCD 影像感測晶片，若
使用軟體改善CMOS 影像感測晶片的影像品質，將造成系統速度變慢，
若採用額外的處理器，使得成本提升皆不划算。因此提出整合CMOS 影
像感測晶片之”擷取影像”與”影像濾波” FPGA 發展平台。藉由FPGA 硬體
的速度，可同時擷取影像並選擇進行線性(高通、低通與高斯平滑濾波)或
非線性(最大值、中值與最小值濾波)，將雜訊予以濾除。
在線性濾波器方面，改善了Crookes 影像濾波器的設計，使其能以較
少的硬體資源達成濾波效果，及充分配合FPGA 內建的Block RAM 做成
動態大小的佇列，使得濾波器能即時地適應不同尺寸的影像大小。非線性
的排序濾波器，則採Maheshwari 演算法為基礎，並提出與線性濾波器共
用部分資源的方式，以減輕資體資源的花費。

CMOS image sensors become more and more widely used today in toys,
mobile-phones, and digital cameras. As far as speed and image qualities are
concerned CCD image sensors are still superior to CMOS image sensors and
are more expensive. This paper presents a FPGA version to improve CMOS
image sensor performance.
The ever increasing gate-count in a FPGA Chip has made it possible to
integrate the image capturing and filtering processes into a hardware circuitry,
providing a faster image capturing as well as noise filtering. Therefore, this
project proposed a CMOS image sensor application of FPGA platform design
that integrated the image capturing and many noise filtering circuits, such as
low pass, High pass, mean, maximum, minimum, ect., which were selectable
through different parameter setting. This FPGA chip can communicate with a
pipelined RAM structure to process the capturing images and to enhance their
qualities.
Actual hardware design in this paper has made FPGA consumption very
effective by carefully rearranged the buffers and processor elements(PEs) in
Crooks’ linear filter, two third of the original registers can be saved. Also by
modified Maheshwari’s nonlinear filter with sharing buffers, the buffer area is
again reduced the half of the original size.
According to the preliminary test, the hardware image capturing circuit in
the FPGA might have several ten times faster than usually done by
microprocessors (pic, 89c51 series) or by DSP chips that could demonstrate
more favorable real time performance.

[1] A. Benedetti, A. Prati, N. Scarabottolo, “Image convolution on FPGAs:
the implementation of a multi-FPGA FIFO structure,” The 24th IEEE
Euromicro Conference, Vol. 1, pp. 123-130, 25-27 Aug. 1998.
[2] Benkrid K., Crookes D., Benkrid A., “Towards a general framework for
FPGA based image processing using hardware skeleton,” Parallel
Computing Vol. 28, Issue: 7-8, pp. 1141-1154, Aug. 2002.
[3] Bosi B., Bois G., Savaria Y., “Reconfigurable pipelined 2-D convolvers
for fast digital signal processing,” IEEE Transactions on Very Large
Scale Integration (VLSI) Systems, Vol. 7, Issue: 3, pp. 299 -308, Sept.
1999.
[4] Bouridane A., Crookes D., Donachy P., Alotaibi K., Benkrid K., “A high
level FPGA-based abstract machine for image processing,” Journal of
Systems Architecture Vol. 45, Issue: 10, pp. 809-824, April 1999.
[5] C. Torres-Huitzil, M. Arias-Estrada, “An FPGA Architecture for High
Speed Edge and Corner Detection,” Fifth IEEE International Workshop
on Computer Architecture for Machine Perception, pp. 112-116, 2000.
[6] Craig Peacock, “Interfacing the Standard Parallel Port,” Feb. 1998.
[7] Craig Peacock, “Interfacing the Enhanced Parallel Port (EPP),” 2002.
[8] Craig Peacock, “Interfacing the Extended Capabilities Parallel Port
(ECP),” 2002.
[9] Chang Jung Juan, “Modified 2D median filter for impulse noise
suppression in a real-time system,” IEEE Transactions on Consumer
Electronics, Vol. 41, Issue: 1, pp. 73-80, Feb. 1995.
[10] Crookes D., Benkrid K., Bouridane A., Alotaibi K., Benkrid A., “Design
and implementation of a high level programming environment for
FPGA-based image processing,” Vision, Image and Signal Processing,
IEE Proceedings , Vol. 147, Issue: 4 , pp. 377 -384, Aug. 2000.
[11] Crookes, Danny, “Architectures for high performance image processing:
The future,” Journal of Systems Architecture Vol. 45, Issue: 10, pp.
739-748, April 1999.
[12] Dawood A.S., Visser S.J., Williams J.A., “Reconfigurable FPGAS for
real time image processing in space,” DSP 14th International Conference
on Digital Signal Processing, Vol. 2, pp. 845-848, July 2002.
[13] Hyun Man Chang, Sunwoo, M.H., “An efficient programmable 2-D
convolver chip,” ISCAS '98. Proceedings of the 1998 IEEE International
Symposium on Circuits and Systems, vol. 2 ,pp. 429 -432 , June 1998.
[14] Jamro E., Wiatr K., “Convolution operation implemented in FPGA
structures for real-time image processing,”ISPA 2001. Proceedings of the
2nd International Symposium on Image and Signal Processing and
Analysis ,pp. 417 -422, June 2001.
[15] Karaman M., Onural L., Atalar A., “Design and implementation of a
general-purpose median filter unit in CMOS VLSI,” IEEE Journal of
Solid-State Circuits, Vol. 25 Issue: 2 , pp. 505 -513 , April 1990.
[16] Kwan H.-K., Okullo-Oballa T.S., “2-D systolic arrays for realization of
2-D convolution,” IEEE Transactions on Circuits and Systems, Vol. 37,
Issue: 2 , pp. 267 -233, Feb. 1990.
[17] Lakshminarayanan G., Venkataramani B., Senthilkumar K.P., Kottapalli
M.S.V.A., “Design and implementation of FPGA based wavepipelined fast convolver,” TENCON 2000. Proceedings , Vol. 3 ,pp. 212 -217, Sept.
2000.
[18] Lee Hanho, Sobelman, Gerald E. , “Performance evaluation and optimal
design for FPGA-based digit-serial DSP functions,” Computers and
Electrical Engineering Vol. 29, Issue: 2, pp. 357-377, March 2003.
[19] Maheshwari R., Rao S.S.S.P., Poonacha P.G., “FPGA implementation of
median filter,” Tenth International Conference on VLSI Design, pp. 523
-524, Jane 1997.
[20] Philips Semiconductors , “The I2C-bus Specification,” Jan. 2000.
[21] Philips Semiconductors , “The I2C-bus and how to use it (including
specifications),” April 1995.
[22] Siyal M.Y., Fathy M., “A programmable image processor for real-time
image processing applications,” Microprocessors and Microsystems Vol
23, Issue: 1, pp. 35-41, June 1999.
[23] Swenson, R.L., Dimond, K.R., “A hardware FPGA implementation of a
2D median filter using a novel rank adjustment technique,” 1999.
Seventh International Conference on Image Processing And Its
Applications, Vol 1 , 13-15 ,pp. 103 -106 , July 1999.
[24] T. Aboulnasr, W. Steenaart , “Real-time systolic array processor for 2-D
spatial filtering,” IEEE Transactions on Circuits and Systems, Vol. 35, no.
4, pp. 451 -455, April 1988.
[25] Tae-Wook Lee, Jong-Hwa Lee, Sang-Bock Cho , “FPGA implementation
of a 3 x 3 window median filter based on a new efficient bit-serial sorting
algorithm,”2003. Proceedings KORUS 2003. The 7th Korea-Russia
International Symposium on Science and Technology, Vol. 2, pp. 237-242, July 2003.
[26] Tavares R.C.D.M., Coelho C.J.N. Jr., Araujo A.D.A., Fernandes A.O.,
“ Implementation of an Edge Detection Algorithm in a Reconfigurable
computing system,” 1998. Proceedings. XI Brazilian Symposium on
Integrated Circuit Design, pp. 38 -41, 1998.
[27] 肯特， “剖析CMOS 和CCD 影像感測器技術原理”，新電子科技雜
誌， Vol. 188，pp. 204-211，Nov. 2001。
[28] 華春和，“影像邊緣偵測之參數化FPGA 架構設計”，國立臺灣師範
大學工業教育研究所碩士論文，2003。
[29] 葉德川， “CMOS 影像感測元件發展現況”，光電產業及技術情報，
pp. 31-34，January 2003。