簡易檢索 / 詳目顯示

回結果列表
研究生： 邱彥璉
Chiu, Yan-Lian
論文名稱： 應用於輸出級驅動電路之靜電放電防護設計
On-Chip ESD Protection Design for Output Driver Applications
指導教授： 林群祐
Lin, Chun-Yu
學位類別： 碩士
Master
系所名稱： 電機工程學系
Department of Electrical Engineering
論文出版年： 2016
畢業學年度： 104
語文別： 英文
論文頁數： 74
中文關鍵詞： 靜電放電 、輸出驅動器 、矽控整流器
英文關鍵詞： electrostatic discharge (ESD), output driver, silicon-controlled rectifier (SCR)
DOI URL： https://doi.org/10.6345/NTNU202204086
論文種類： 學術論文
相關次數： 點閱：180  下載：38 
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報

    • 隨著製程演進，晶片微縮，靜電放電(ESD)容易造成晶片內部的電子元件遭受到不可逆之破壞，而所有的微電子產品必須符合此可靠度的規範。因此，靜電放電防護的可靠度議題必須被探討。
    在積體電路的應用上，本論文設計了幾種新型的靜電放電防護元件，此元件在 0.18um 1.8V/3.3V CMOS製程下實現。透過實驗分析的結果，防護元件可以承受較大的訊號擺幅和能夠耐受 2kV 的人體放電模式之靜電放電測試。
    為了驗證靜電放電防護元件在實際電路上的效能，本論文使用堆疊元件的輸出級驅動器並搭配嵌入式矽控整流器（Embedded SCR）。一種新型的靜電放電防護設計被提出來，為了改善其靜電放電的防護能力。此電路在 0.18um 1.8V/3.3VCMOS製程下實現。本論文所提出的防護設計經實際驗證，在不影響電路正常操作的情況下，有效改善其靜電放電的防護能力，證明所提出的設計可以改善靜電放電防護的能力。

    關鍵字：靜電放電，輸出驅動器，矽控整流器

    With the continuous evolution of semiconductor integrated circuits (ICs) process, electrostatic discharge (ESD) events are likely to cause internal electronic components of the wafer suffered irreversible damage. All microelectronic products must meet the reliability specifications. Therefore, ESD must be taken into consideration.
    In the application of integrated circuit, several novel ESD protection devices are designed in this work. By designing the structure, this work has been fabricated in 0.18-μm 1.8V/3.3V CMOS process. In the experimental results, this design can achieve large swing tolerance and endure 2kV human-body-model (HBM) test.
    In order to verify the protection ability of ESD protection device on the circuits, a novel design of stacked-device output driver with embedded silicon-controlled rectifier
    (SCR) is proposed to improve the ESD robustness. This work has been fabricated in 0.18-um 1.8V/3.3V CMOS process. Besides, the transient behaviors of the proposed design during normal operation are not degraded. Therefore, the proposed design can be used to improve the ESD robustness of stacked-device output driver.

    Keywords: electrostatic discharge (ESD), output driver, silicon-controlled rectifier (SCR).

    Abstract (Chinese) I Abstract (English) II Acknowledgment III Contents V Table Captions VII Figure Captions VIII Chapter 1 Introduction 1 1.1 Background of ESD 1 1.2 Models of ESD 1 1.3 Typical Design of On-Chip ESD Protection Circuits 3 1.3.1 ESD Protection Design with Diode 4 1.3.2 ESD Protection Design with GGNMOS 5 1.3.3 ESD Protection Design with SCR 6 1.4 Applications for Output Driver 8 1.4.1 Architecture of Electrical Stimulator 8 1.4.2 ESD Protection Challenges 10 1.5 Thesis Organization 12 Chapter 2 Novel Dual-Directional SCR in Output Stage with Monopolar Configuration 13 2.1 Introduction 13 2.2 ESD Robustness of Stand-Alone Output Stage with monopolar configuration 15 2.3 ESD Protection Design for Output Stage 18 2.3.1 DDSCR-Based Devices for CMOS On-Chip ESD Protection 18 2.3.2 Novel Dual-Directional SCR 20 2.4 Experimental Results of novel DDSCR 22 2.4.1 Measured TLP I-V Characteristics 22 2.4.2 Measured DC I-V Characteristics 26 2.4.3 Measured ESD Robustness 30 2.4.4 Measured Parasitic Capacitance 30 2.4.5 Document Comparison of DDSCR 33 2.5 Summary 33 Chapter 3 Novel Embedded SCR Device in Output Stage with Bipolar Configuration 34 3.1 Introduction 34 3.2 Design of Novel High Voltage Output Driver 37 3.3 Proposed ESD Protection Design for Stacked-Device Output Driver 44 3.4 Experimental Results 47 3.4.1 Transient Waveforms 48 3.4.2 ESD Robustness and TLP I-V Characteristics 52 3.4.3 Reliability of Novel High Voltage Output Driver 63 3.4.4 Document Comparison of High Voltage Output Drivers 63 3.5 Summary 64 Chapter 4 Conclusions and Future Works 65 4.1 Conclusions 65 4.2 Future Works 66 References 67 Vita 73 Publication List 74

    [1] A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2nd Edition, New York: Wiley, 2002.
    [2] M.-D. Ker, J.-J. Peng, and H.-C. Jiang, "ESD test methods on integrated circuits: an overview," in Proc. IEEE Int. Conf. Electronics, Circuits, and Systems, 2001.
    [3] Standard Test Method for Electrostatic Discharge Sensitivity Testing-Human Body Model (HBM)-Component Level, ESD STM5.1-2001, 2001.
    [4] Standard Test Method for Electrostatic Discharge Sensitivity Testing-Machine Model (MM)-Component Level, ESD STM5.2-199, 1999.
    [5] M.-D. Ker, "Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI," IEEE Trans. Electron Devices, vol. 46, no. 1, pp. 173-183, Jan. 1999.
    [6] S. Dong, X. Du, Y. Han, M. Huo, Q. Cui, and D. Huang, "Analysis of 65 nm technology grounded-gate NMOS for on-chip ESD protection applications," Electronics Letters, vol. 44, no. 19, pp. 1129-1130, Sep. 2008.
    [7] M.-D. Ker and C.-Y. Wu, "Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method. I. The-oretical derivation," IEEE Trans. Electron Devices, vol. 42, no. 6, pp.1141-1148, Jun. 1995.
    [8] Jian Liu, "ESD protection and biomedical integrated circuit co-design techniques," IEEE Biomedical Circuits and Systems Conference (BioCAS), pp. 405 - 408, 10-12 Nov. 2011.
    [9] W.-Y. Chen, M.-D. Ker, Y.-J. Huang, Y.-N. Jou, and G.-L. Lin, "Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration," in Proc. of IEEE Asia-Pacific conference on Circuits and Systems, 2008, pp. 61-64.
    [10] S. Cantor and S. Cantor, “Physiological description of the neuron and the human nervous system,” in Proc. IEEE Int. Frequency Control Symp., 1995, pp. 3-9.
    [11] F. Soulier, S. Bernard, G. Cathebras, and D. Guiraud, “Advances in implanted functional electrical stimulation,” in Proc. Int. Conf. Design & Technology of Integrated Systems in Nanoscale Era, 2011.
    [12] C. Lynch and M. Popovic, “Functional electrical stimulation,” IEEE Control Systems Magazine, vol. 28, no. 2, pp. 40-50, Apr. 2008.
    [13] J. Haslam and J. Laycock, Therapeutic Management of Incontinence and Pelvic Pain: Pelvic Organ Disorders, Springer, 2007.
    [14] K. Taber, R. Hurley, and S. Yudofsky, “Diagnosis and treatment of neuropsychiatric disorders,” Annual Review of Medicine, vol. 61, pp. 121-133, Feb. 2010.
    [15] J. Sebeo, S. Deiner, R. Alterman, and I. Osborn, “Anesthesia for pediatric deep brain stimulation,” Anesthesiology Research and Practice, 2010.
    [16] H. Chun, T. Lehmann, and Y. Yang, “Implantable stimulator for bipolar stimulation without charge balancing circuits,” in Proc. IEEE Biomedical Circuits and Systems Conf., 2010, pp. 202-205.
    [17] S. Guo and H. Lee, “Biphasic-current-pulse self-calibration techniques for monopolar current stimulation,” in Proc. IEEE Biomedical Circuits and Systems Conf., 2009, pp. 61-64.
    [18] M. Gerhardt, G. Groeger, and N. MacCarthy, “Monopolar vs. bipolar subretinal stimulation - an in vitro study,” J. Neuroscience Methods, vol. 199, no. 1, pp. 26-34, Jul. 2011.
    [19] Y. Wong, N. Dommel, P. Preston, L. Hallum, T. Lehmann, N. Lovell, and G. Suaning, "Retinal neurostimulator for a multifocal vision prosthesis," IEEE Trans. Neural Systems and Rehabilitation Engineering, vol. 15, no. 3, pp. 425-434, Sep. 2007.
    [20] W.-M. Chen, H. Chiueh, T.-J. Chen, C.-L. Ho, C. Jeng, M.-D. Ker, C.-Y. Lin, Y.-C. Huang, C.-W. Chou, T.-Y. Fan, M.-S. Cheng, Y.-L. Hsin, S.-F. Liang, Y.-L. Wang, F.-Z. Shaw, Y.-H. Huang, C.-H. Yang, and C.-Y. Wu, "A fully integrated 8-channel closed-loop neural-prosthetic CMOS SoC for real-time epileptic seizure control," IEEE J. Solid-State Circuits, vol. 49, no. 1, pp. 232-247, Jan. 2014.
    [21] H. Feng, et al, "A mixed-mode ESD protection circuit simulation-design methodology," IEEE J. Solid-State Circuits, V38, N6, pp. 995-1006, June 2003.
    [22] L. Lin, et al, "Novel Nanophase-Switching ESD Protection," IEEE Elec. Dev. Lett., V32, N3, pp. 378-380, Mar. 2011.
    [23] X. Guan, et al, "ESD-RFIC Co-design methodology," Proc. IEEE RFIC Symp., pp. 467-470, 2008.
    [24] C.-Y. Lin, W.-L. Chen, and M.-D. Ker, "Implantable stimulator for epileptic seizure suppression with loading impedance adaptability," IEEE Trans. Biomedical Circuits and Systems, vol. 7, no. 2, pp. 196-203, Apr. 2013.
    [25] J. Ramosa, J. Ausina, G. Torellib, and J. Duque-Carrilloa, "Design tradeoffs for sub-mW CMOS biomedical limiting amplifiers," Microelectronics Journal, vol. 44, no. 10, pp. 904-911, Oct. 2013.
    [26] J. Miguel, A. Lopez-Martin, C. Blas, J. Ramirez-Angulo, and R. Carvajal, "CMOS op-amps for biomedical applications," in Proc. IEEE Int. Symp. Circuits and Systems, 2014, pp. 1364-1367.
    [27] Y. Li, J. Liou, J. Vinson, and L. Zhang, "Investigation of LOCOS- and polysilicon-bound diodes for robust electrostatic discharge (ESD) applications," IEEE Trans. Electron Devices, vol. 57, no. 4, pp. 814-819, Apr. 2010.
    [28] S. Dong, X. Du, Y. Han, M. Huo, Q. Cui, and D. Huang, "Analysis of 65 nm technology grounded-gate NMOS for on-chip ESD protection applications," Electronics Letters, vol. 44, no. 19, pp. 1129-1130, Sep. 2008.
    [29] X. Du, S. Dong, and J. Liou, "Analysis of metal routing technique in a novel dual direction multi-finger SCR ESD protection device," in Proc. IEEE Int. Conf. Solid-State and Integrated-Circuit Technology, 2008.
    [30] M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits," IEEE Trans. Device and Materials Reliability, vol. 5, no. 2, pp. 235-249, Jun. 2005.
    [31] A. Wang and C.-H. Tsay, " An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 40-45, Jan. 2001.
    [32] L. Tiemeijer and R. Havens, "A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 822-829, Mar. 2003.
    [33] E. Noorsal, K. Sooksood, H. Xu, R. Hornig, J. Becker, and M. Ortmanns, "A neural stimulator frontend with high-voltage compliance and programmable pulse shape for epiretinal implants," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 244-256, Jan. 2012.
    [34] H. Cha, D. Zhao, J. Cheong, B. Guo, H. Yu, and M. Je, "A CMOS high-voltage transmitter IC for ultrasound medical imaging applications," IEEE Trans. Circuits and Systems II: Express Briefs, vol. 60, no. 6, pp. 316-320, Jun. 2013.
    [35] C. Wang, C. Hsu, and Y. Liu,“A 1／2×VDD to 3×VDD bidirectional IO buffer with a dynamic gate bias generator,” IEEE Trans. Circuits and Systems I: Regular Papers, vol. 57, no. 7, pp. 1642-1653, Jul. 2010.
    [36] S. Bandyopadhyay, Y. Ramadass, and A. Chandrakasan, “20 μA to 100 mA DC–DC converter with 2.8-4.2 V battery supply for portable applications in 45 nm CMOS,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2807-2820, Dec. 2011.
    [37] S. Pashmineh and D. Killat “Self-biasing high-voltage driver based on standard CMOS with an adapted level shifter for a wide range of supply voltages,” in Proc. Nordic Circuits and Systems Conference, 2015.
    [38] B. Serneels, T. Piessens, M. Steyaert, and W. Dehaene, “A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 576-583, Mar. 2005.
    [39] Y. Ismail and C. Yang, “A compact stacked-device output driver in low-voltage CMOS technology,” in Proc. IEEE Int. Symp. Circuits and Systems, 2014, pp. 1624-1627.
    [40] C. Wang, R. Kuo, and J. Liu, “0.9 V to 5 V bidirectional mixed-voltage I/O buffer with an ESD protection output stage,” IEEE Trans. Circuits and Systems II: Express Briefs, vol. 57, no. 8, pp. 612-616, Aug. 2010.
    [41] S. Parthasarathy, J. Salcedo, and J. Hajjar, “Design of a low leakage ESD clamp for high voltage supply in 65nm CMOS technology,” in Proc. IEEE Int. Reliability Physics Symp., 2014, pp. 4C.4.1-4C.4.5.
    [42] H. Liu, Z. Yang, and Q. Zhuo, “Two ESD detection circuits for 3×VDD-tolerant IO buffer in low-voltage CMOS processes with low leakage currents,” IEEE Trans. Device and Materials Reliability, vol. 13, no. 1, pp. 319-321, Mar. 2013.
    [43] M. Ker and C. Lin, “High-voltage-tolerant ESD clamp circuit with low standby leakage in nanoscale CMOS process,” IEEE Trans. Electron Devices, vol. 57, no. 7, pp. 1636-1641, Jul. 2010.
    [44] Ming-Hsien Tsai, Shawn S. H. Hsu, Fu-Lung Hsueh, Chewn-Pu Jou, Ming-Hsiang Song, Jen-Chou Tseng, Tzu-Heng Chang, and Dipankar Nag, “An analog front-end circuit with dual-directional SCR ESD protection for UHF-band passive RFID tag,” IEEE International Conference on RFID, pp.142 -145, 12-14 April 2011.
    [45] Erik J. Mentze, Herbert L. Hess, Kevin Matthew Buck, and Tracey G. Windley, “A Scalable High- Voltage Output Driver for Low-Voltage CMOS Technologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1347-1353, Volume: 14, Issue: 12, Dec. 2006.
    [46] Yang, C.-K.K, “A compact stacked-device output driver in low-voltage CMOS Technology,” Circuits and Systems (ISCAS), 2014 IEEE International Symposium on. 1-5 June 2014.
    [47] Yong-Nam Choi, “The design of SCR-based dual direction ESD protection circuit with low trigger voltage,” SoC Design Conference (ISOCC), 2014 International, pp. 167 – 168, 3-6 Nov. 2014.
    [48] Dylan Williams, “Verification of a foundry-developed transistor model including measurement uncertainty,” 2016 87th ARFTG Microwave Measurement Conference (ARFTG), pp. 1 – 4, 27-27 May 2016.

    下載圖示
    QR CODE