簡易檢索 / 詳目顯示

研究生: 林聖淇
Lin, Sheng-Chi
論文名稱: 基於三角積分調變器之D類功率放大器
A Delta-Sigma Modulator-Based Class-D Amplifier
指導教授: 郭建宏
Kuo, Chien-Hung
學位類別: 碩士
Master
系所名稱: 電機工程學系
Department of Electrical Engineering
論文出版年: 2017
畢業學年度: 105
語文別: 中文
論文頁數: 132
中文關鍵詞: D類功率放大器開關放大器三角積分調變D類功率放大器
英文關鍵詞: Class-D Amplifier, Switching Amplifier, Delta- Sigma Class-D Amplifier
DOI URL: https://doi.org/10.6345/NTNU202202693
論文種類: 學術論文
相關次數: 點閱:96下載:0
分享至:
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報
  • 隨著時間的進行,人們對生活品質的要求總是好還要更好,尤其是幾乎每個人每天都會隨身帶著的智慧型行動裝置更是日新月異,近年來發展的攜帶型行動裝置內部皆有一個功率放大器用以驅動內建的喇叭(Lout Speaker),而D類放大器能減少熱能的產生,且不需要散熱裝置,因此相較於A類與AB類功率放大器來說有著較好的轉換效率與較小的體積,符合了目前攜帶型行動裝置需要低耗電與小體積的趨勢。
    本論文之D類放大器採用一個新的架構,藉由2階3位元三角積分調變器之9位階數位輸出訊號產生控制D類功率放大級之控制訊號,運用較為簡單的控制方法,讓多位元的三角積分調變器也能順利控制D類功率放大器之功率放大級運作。最後則藉由回授來增加整體線性度。
    本論文使用TSMC 0.18 μm 1P6M 標準CMOS製程,供應電壓為1.8V與3V,系統頻寬為25 kHz,取樣頻率為2.56MHz,OSR為51.2,輸入訊號頻率為7.1875kHz,輸入訊號振幅為-13.86 dB,所得到之訊號雜訊比為78.5dB,THD為0.0095%,總消耗功率為145mW。

    A new architecture of class-D amplifier with a multibit delta-sigma modulator control is presented in this paper. In the presented amplifier, the 3-bit 9-level digital outputs of the second-order delta-sigma modulator are utilized to generate switching signals with different pulse widths for the class-D power amplifier. A closed-loop class-D amplifier is adopted by feeding the analog output signal from the power stage to the input to improve the linearity. The presented class-D amplifier is simulated with TSMC 0.18-μm CMOS process. The SNDR of the proposed amplifier is 78.5 dB within a 25 kHz signal bandwidth under a sample rate of 2.56 MHz. The THD is 0.0095% at a power consumption of 145 mW.

    目錄 摘要 I ABSTRACT III 致謝 V 目錄 VII 圖目錄 XII 表目錄 XVII 第一章 緒論 1 1.1 研究動機與背景 1 1.2 積體電路設計流程 2 第二章 功率放大器概論之效能指標與架構比較 5 2.1 功率放大器概論 5 2.2 功率放大器之應用 6 2.3 線性功率放大器之介紹 7 2.3.1 A類功率放大器 8 2.3.2 B類功率放大器 9 2.3.3 AB類功率放大器 10 2.4 非線性功率放大器之介紹 12 2.4.1 D類功率放大器 12 2.4.2 G類功率放大器 13 2.5 D類功率放大器 14 2.5.1 D類功率放大器之原理 14 2.5.2 功率放大級電路 15 2.6 D類功率放大器規格分析 19 2.6.1 效率 19 2.6.2 輸出功率 21 2.7 D類功率放大器之調變方法與架構 21 2.7.1 脈波寬度調變 21 2.7.2 三角積分調變 23 2.7.3 脈波密度調變 24 2.7.4 連續時間三角積分調變 24 2.7.5 多級脈波寬度調變 25 2.7.6 總結 26 2.8 章節結論 26 第三章 三角積分調變器 27 3.1 效能指標 27 3.1.1 訊號雜訊失真比 28 3.1.2 訊號雜訊比 28 3.1.3 無雜波干擾之動態範圍 28 3.1.4 解析度 28 3.1.5 動態範圍 29 3.2 量化器與量化誤差 30 3.2.1 一位元量化器 30 3.2.1 多位元量化器 32 3.2.2 量化誤差 36 3.3 超取樣 38 3.4 雜訊移頻 40 3.4.1 一階雜訊移頻 41 3.4.2 二階雜訊移頻 45 3.5 章節結論 48 第四章 電路元件設計 49 4.1 前言 49 4.2 開關 49 4.2.1 NMOS與PMOS開關 49 4.2.2 傳輸閘開關 51 4.2.3 靴帶式開關 51 4.3 交換電容式電路 54 4.3.1 非反向積分器 54 4.3.2 反向積分器 57 4.4運算放大器 59 4.1.1運算放大器設計需求 61 4.5共模準位電路 64 4.5.1推導 65 4.5.1探討 66 4.6量化器 67 4.7比較器 69 4.8偏壓電路 71 4.9電壓位準移位器 73 4.10二階低通濾波器 73 4.10.1 半橋 (Half-Bridge) 73 4.10.2 全橋 (Full-Bridge) 75 4.11非重疊時脈電路 76 4.12時脈產生器 77 4.13驅動電路 77 4.14章節結論 78 第五章 基於三角積分調變器之D類功率放大器設計與實現 79 5.1前言 79 5.2 基於三角積分調變器之D類功率放大器探討與構想 80 5.2.1 D類功率放大器之功率電晶體控制探討 80 5.2.2 D類功率放大器之功率電晶體控制構想 81 5.3二階三位元DSM對Class-D簡單控制方法原理 84 5.3.1 控制訊號原理與設計 85 5.3.2 控制訊號電路設計與HSPICE模擬 88 5.4二階三位元三角積分調變器之等效線性MATLAB模擬 93 5.4.1二階三位元三角積分調變器等效線性架構 93 5.4.2等效線性架構MATLAB模擬結果 94 5.5電路之非理想效應 96 5.5.1熱雜訊 96 5.5.2時脈抖動 98 5.5.3運算放大器之有限增益考量 99 5.5.4運算放大器之閉迴路附載電容考量 101 5.5.5運算放大器之迴轉率、有限單一增益頻寬與最小電流考量 103 5.6三角積分調變器之設計 107 5.6.1 運算放大器設計 107 5.6.2 二階三位元三角積分調變器模擬結果 109 5.7輸出級設計 111 5.8 回授設計 111 5.9整體電路實現與模擬 113 5.9.1.整體電路設計 113 5.9.2 整體電路模擬 116 5.11電路佈局 117 5.12封裝與磅線效應 120 5.13晶片量測 121 5.13.1輸入訊號與終端電路 122 5.13.2供應電壓元電路的產生―高電位 123 5.13.3供應電壓元電路的產生―低電位 124 5.13.4濾波槽電路 124 5.13.5量測考量 125 5.14章節結論 126 第六章 總結與未來展望 127 6.1 總結 127 6-2未來展望 127 參考文獻 129

    [1] P. J. Baxandall, "Transistor sine-wave LC oscillators. Some general considerations and new developments," Proceedings of the IEE - Part B: Electronic and Communication Engineering, vol. 106, no. 16, pp. 748-758, May 1959.
    [2] H. Bresch, M. Streitenberger and W. Mathis, "About the demodulation of PWM-signals with applications to audio amplifiers," Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on, Monterey, CA, 1998, pp. 205-208 vol.1.
    [3] H. Camenzind, "Modulated pulse audio power amplifiers for integrated circuits," IEEE Transactions on Audio and Electroacoustics, vol. 14, no. 3, pp. 136-140, Sep 1966.
    [4] M. Bloechl, M. Bataineh and D. Harrell, "Class D Switching Power Amplifiers: Theory, Design, and Performance," IEEE SoutheastCon, 2004. Proceedings., Greensboro, North Carolina, USA, 2004, pp. 123-146.
    [5] J. M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 1, pp. 1-21, Jan. 2011.
    [6] 范銘仁,新型軌對軌高效率D類音頻放大器設計,國立台北科技大學,電腦與通訊研究所,碩士論文,台北,2011。
    [7] M. Berkhout and L. Dooper, "Class-D Audio Amplifiers in Mobile Applications," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 5, pp. 992-1002, May 2010.
    [8] J. Torres, A. Colli-Menchi, M. A. Rojas-Gonzalez and E. Sanchez-Sinencio, "A Low-Power High-PSRR Clock-Free Current-Controlled Class-D Audio Amplifier," IEEE Journal of Solid-State Circuits, vol. 46, no. 7, pp. 1553-1561, July 2011.
    [9] W. Shu and J. S. Chang, "Power Supply Noise in Analog Audio Class D Amplifiers," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 56, no. 1, pp. 84-96, Jan. 2009.
    [10] S. Kovačević, T. Pešić-Brđanin and J. Galić, "Intermodulation distortion of class D audio amplifier using pulse density modulation," 2016 Zooming Innovation in Consumer Electronics International Conference (ZINC), Novi Sad, 2016, pp. 46-49.
    [11] J. L. A. de Melo, P. V. Leitão, J. Goes and N. Paulino, "A simple class-D audio power amplifier using a passive CT ΣΔ modulator for medium quality sound systems," 2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES), Torun, 2015, pp. 543-546.
    [12] S. Luo and D. Li, "A Sixth-Order PWM Modulator for Digital Input Class-D Audio Amplifiers," 2013 International Conference on Computational and Information Sciences, Shiyang, 2013, pp. 1253-1256.
    [13] D.A.Johns,K.Martin,Analog Integrated Circuit Design,John Wiley & Sons,Inc.,1997.
    [14] R. Jacob Baker, CMOS:Mixed-Signal Circuit Design, Second Edition,Wiley, IEEE Press, 2008.
    [15] R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters: New York: Wiley, 2004.
    [16] K. C. H. Chao, S. Nadeem, W. L. Lee and C. G. Sodini, "A higher order topology for interpolative modulators for oversampling A/D converters," IEEE Transactions on Circuits and Systems, vol. 37, no. 3, pp. 309-318, Mar 1990.
    [17] M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail operation of switched op amp circuits," Electronics Letters, vol. 35, no. 1, pp. 8-10, 7 Jan 1999.
    [18] T. Tille, J. Sauerbrey and D. Schmitt-Landsiedel, "A low-voltage MOSFET-only ΣΔ modulator for speech band applications using depletion-mode MOS-capacitors in combined series and parallel compensation," ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), Sydney, NSW, 2001, pp. 376-379 vol. 1.
    [19] J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel and R. Thewes, "A 0.7-V MOSFET-only switched-opamp ΣΔ modulator in standard digital CMOS technology," IEEE Journal of Solid-State Circuits, vol. 37, no. 12, pp. 1662-1669, Dec 2002.
    [20] M. L. Yeh, W. R. Liou, H. P. Hsieh and Y. J. Lin, "An Electromagnetic Interference (EMI) Reduced High-Efficiency Switching Power Amplifier," IEEE Transactions on Power Electronics, vol. 25, no. 3, pp. 710-718, March 2010.
    [21] J. P. Uyemura, Introduction to VLSI circuits and systems, Atlanta, GA, Apr., 2001.
    [22] Chung-Wei Lin, Yung-Ping Lee and Wen-Tsao Chen, "A 1.5 bit 5th order CT/DT delta sigma class D amplifier with power efficiency improvement," 2008 IEEE International Symposium on Circuits and Systems, Seattle, WA, 2008, pp. 280-283.
    [23] J. de Melo and N. Paulino, "A 3rd order 1.5-bit continuous-time (CT) Sigma-Delta (ΣΔ) modulator optimized for Class D audio power amplifier," Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010, Warsaw, 2010, pp. 531-535.
    [24] K. Kang, J. Roh, Y. Choi, H. Roh, H. Nam and S. Lee, "Class-D Audio Amplifier Using 1-Bit Fourth-Order Delta-Sigma Modulation," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 8, pp. 728-732, Aug. 2008.
    [25] Behzad Razavi, Design of Analog CMOS Intergrated Circuits, McGraw-Hill, Inc. New York, NY, USA, 2011.
    [26] Shuanghe Zhu and Caizhang Lin, "Reducing distortion of audio class D (PWM) power amplifier by using feed-forward techniques," IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394), Tianjin, 2000, pp. 630-633.
    [27] J. S. Chang, Bah Hwee Gwee, Yong Seng Lon and Meng Tong Tan, "A novel low-power low-voltage Class D amplifier with feedback for improving THD, power efficiency and gain linearity," ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), Sydney, NSW, 2001, pp. 635-638 vol. 1.
    [28] 朱景彬,基於積分三角調變技術的D類音頻功率放大器設計,國立雲林科技大學,電機工程研究所,碩士論文,雲林,2006。
    [29] Y. W. Chou et al., "A low THD clock-free Class-D audio amplifier with an increased damping resistor and cross offset cancellation technique," 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne VIC, 2014, pp. 2680-2683.
    [30] D. Cartasegna, P. Malcovati, L. Crespi and A. Baschirotto, "A 0.18-µm CMOS, −92-dB THD, 105-dBA DR, third-order audio class-D amplifier," 2013 Proceedings of the ESSCIRC (ESSCIRC), Bucharest, 2013, pp. 169-172.

    無法下載圖示 本全文未授權公開
    QR CODE